, J. K. P. S. (2016). Validation of Octanary Adders in VHDL. International Journal on Recent and Innovation Trends in Computing and Communication, 4(6), 71–74. https://doi.org/10.17762/ijritcc.v4i6.2256