, U. R. P. R. T. (2016). FPGA based Design and Simulation of Extended Golay Codec with Hardware Optimization for high speed Applications. International Journal on Recent and Innovation Trends in Computing and Communication, 4(5), 30–35. https://doi.org/10.17762/ijritcc.v4i5.2115