, S. P. S. V. A. A. V. S. K. B. (2016). Leakage Reduction Techniques In CMOS Dynamic Logic Circuits. International Journal on Recent and Innovation Trends in Computing and Communication, 4(3), 483–487. https://doi.org/10.17762/ijritcc.v4i3.1923