, S. D. K. R. P. Architecture and Design of Generic IEEE-754 Based Floating Point Adder, Subtractor and Multiplier. IJRITCC 2015, 3, 2690-2694.