(1)
, K. R. K. S. K. A. G. FPGA Implementation of Area, Delay and Power Efficient Carry Select Adder Architecture Design. IJRITCC 2015, 3, 2537-2540.