, E. R. K. E. A. S. B. Design and Implementation of Optimized 32-Bit Reversible Arithmetic Logic Unit. IJRITCC 2017, 5, 835 -.