, L. D. D. A. S. Design of Fast Integer Pipelined Multipliers for CMOS 64-Bit Synchronous and AsynchronousLogic With Adaptable Latency. IJRITCC 2017, 5, 99-102.