, S. D. P. R. G. J. Implementation of Low Power and Area Efficient 2-Bit/Step Asynchronous SAR ADC Using Successively Activated Comparators. IJRITCC 2015, 3, 6577-6581.