(1)
, B. M. A. W. Statistical Static Timing Analysis for Digital Circuitry. IJRITCC 2015, 3, 5736-5741.