, S. B. D. D. Design High Speed Reed Solomon Decoder on FPGA. IJRITCC 2015, 3, 5371-5375.