(1)
, K. R. R. Design Styles of Asymmetric NMOS and Their Simulation. IJRITCC 2015, 3, 1129-1131.