, K. G. S. D. A. Y. D. Power Optimization of Combinational Quaternary Logic Circuits. IJRITCC 2015, 3, 735-740.