(1)
, A. T. S. G. A Literature Review on Leakage and Power Reduction Techniques in CMOS VLSI Design. IJRITCC 2015, 3, 554-558.