, S. M. M. Analysis of Digitally Controlled Delay Loop-Nand Gate For Glitch Free Design. IJRITCC 2015, 3, 529-533.