, D. R. V. K. P. Y. C. Design of 8 and 16 Bit LFSR With Maximum Length Feedback Polynomial &Amp; Its Pipelined Structure Using Verilog HDL. IJRITCC 2014, 2, 3337-3339.