, S. R. M. P. P. S. S. Design and Implementation of Wishbone Bus Interface Architecture for SoC Integration USING VHDL ON FPGA. IJRITCC 2014, 2, 1847-1850.