(1)
, I. S. T. K. Partial Address Field Architectures For Energy Efficient Caches in Embedded Systems - A Review. IJRITCC 2014, 2, 2814-2818.