(1)
, K. S. W. Power Optimization of I/O Ports Using Clock Gating TechniqueÂ. IJRITCC 2014, 2, 1761-1763.