(1)
, P. A. S. V. J. D. High- Speed- Low-Power Viterbi Decoder Design. IJRITCC 2014, 2, 417-420.