, J. K. P. S. Validation of Octanary Adders in VHDL. IJRITCC 2016, 4, 71-74.