, U. R. P. R. T. FPGA Based Design and Simulation of Extended Golay Codec With Hardware Optimization for High Speed Applications. IJRITCC 2016, 4, 30-35.