, M. K. M. P. S. M. T. Design And Analysis of 1-Bit Full Adder and Logic Gates. IJRITCC 2018, 6, 73-77.