[1]
, K.R.K.S.K.A.G. 2015. FPGA Implementation of Area, Delay and Power Efficient Carry Select Adder Architecture Design. International Journal on Recent and Innovation Trends in Computing and Communication. 3, 5 (May 2015), 2537–2540. DOI:https://doi.org/10.17762/ijritcc.v3i5.4280.