, P.S.K.A.P.A.P.M.A.P.P. 2015. Implementation of Power Clock Generation Method for Pass-Transistor Adiabatic Logic 4:1 MUX. International Journal on Recent and Innovation Trends in Computing and Communication. 3, 6 (Jun. 2015), 3487–3492. DOI:https://doi.org/10.17762/ijritcc.v3i6.4478.