[1]
, K.G.S.D.A.Y.D. 2015. Power Optimization of Combinational Quaternary Logic Circuits. International Journal on Recent and Innovation Trends in Computing and Communication. 3, 2 (Feb. 2015), 735–740. DOI:https://doi.org/10.17762/ijritcc.v3i2.3895.