[1]
, A.K.S.M.M.G.M. 2014. An Area Efficient Pulse Triggered Flipflop Design under 90nm CMOS Technology. International Journal on Recent and Innovation Trends in Computing and Communication. 2, 12 (Dec. 2014), 3866–3870. DOI:https://doi.org/10.17762/ijritcc.v2i12.3575.