, K.S.W. 2014. Power Optimization of I/O Ports Using Clock Gating TechniqueÂ. International Journal on Recent and Innovation Trends in Computing and Communication. 2, 6 (Jun. 2014), 1761–1763. DOI:https://doi.org/10.17762/ijritcc.v2i6.3251.