[1]
, S.P.S.V.A.A.V.S.K.B. 2016. Leakage Reduction Techniques In CMOS Dynamic Logic Circuits. International Journal on Recent and Innovation Trends in Computing and Communication. 4, 3 (Mar. 2016), 483–487. DOI:https://doi.org/10.17762/ijritcc.v4i3.1923.