Return to Article Details
An Area Efficient Pulse Triggered Flipflop Design under 90nm CMOS Technology
Download
Download PDF