Design and Analysis of Current Mirror Circuits on HSPICE 180nm Technology

S. Archana, ECE dept. BRECW Hyderabad, India archanasubhash2006@yahoo.co.in Dr. B. K. Madhavi, ECE dept, SWEC, Gandipet Hyderabad, India bkmadhavi2009@gmail.com

Dr. I V Murlikrishna JNT University, Hyderabad, India *iyyanki@gmail.com*

Abstract— Current mirrors are one of the most common buildings blocks both in analog and mixed-signal VLSI circuits. Current mirrors are very useful elements for performing current mode analog signal processing. It generated dc current in direct ratio with reference current. Thus used for biasing integrated circuits also as active load in amplifier design, scaling and replication purpose. This paper presents design and analysis of basic NMOS and PMOS current mirror with various conditions and also few concepts likecurrent steering and scaling, source degenerative circuit to improve output impedance. Synopsys HSPICE circuit. Simulation with Stanford NMOS and PMOS model at 180nm technology at V_{DD} of 1.8V is used for simulation of all circuit. Simulation result shows NMOS current mirror power consumption of 3.9μ W while PMOS current mirror takes 25μ W power. Source degenerative circuit shows output impedance of 1203MΩ.

Keywords-VLSI, HSPICE, CM

I. INTRODUCTION

Transistors are frequently used active device in analog ICs. For operation of ICs, proper biasing is essential. A current mirror is an element with at least three terminalswhich can be used as source or sink as shown in figure 1. The common terminal is connected to a power supply or ground, The output current is equal to the input current multiplied by a desired current gain[1]. If the gain is unity, the input current is reflected to the output, leading to the name current mirror. Current mirrors are very useful elements for performing current mode analog signal processing. They are used in design of neural network based current mode winner take all circuit to determine min or max among n input signals. Therefore their designs must fulfill the following requirements [2]:

1. Input impedance should be zero

2. Output impedance should be infinite

3.Output current should be constant over wide swing of voltage

4. Accurate copy of input current.



Figure 1NMOS and PMOS current source and sink

Neglecting channel length modulation,

$$Iref = \frac{\mu n Cox}{2} \left(\frac{W}{L}\right)_{1} (Vgs - Vt)^{2}$$
(1)

where

$$R = \frac{VDD - Vgs}{\frac{\mu n Cox}{2} \left(\frac{W}{L}\right)_{1} (Vgs - Vt)^{2}}$$
$$= \frac{VDD - Vth}{Iref} - \frac{1}{\sqrt{Iref\left(\frac{\mu n Cox}{2} \left(\frac{W}{L}\right)_{1}\right)}}$$

If different W/L ratio transistors are used, current mirrors can be used as current multiplier as shownbelow.

From the figure 1

$$\frac{\mu n Cox}{2} \left(\frac{W}{L}\right)_{1} (Vgs - Vt)^{2} = Iref$$
$$\frac{\mu n Cox}{2} \left(\frac{W}{L}\right)_{2} (Vgs - Vt)^{2} = Iout$$
$$Iout = \frac{\left(\frac{W}{L}\right)_{2}}{\left(\frac{W}{L}\right)_{1}}.Iref$$

II. SIMPLE NMOS CURRENT MIRROR

Current mirror acts as a resistor and its internal resistance is internal resistance of transistor M2. M1 is used to provide biasing[3].Figure2 is designed for reference current of 460μ A.

(2)



Figure 2 NMOS current mirror without VSS for Iref=460 μ A

As shown in figure 2, reference current is copied in output transistor M2 after proper biasing. Based in the given data of reference current of 460 μ A, R= 2K,select appropriate value of W/L ratio for both transistors such that lout will be same as that Iref by using standard current equation(2) DC analysis was done. Figure 3 shows the response for output characteristics.



Figure 3 Output characteristics of basic NMOS CM

Analysis shows output current is almost equal to input current. Various parameters calculated are listed in table 1.Same circuit was simulated by applying VSS of -1.8V to improve output voltage swing at the cost of high power dissipation.. The DC simulated result is as shown in figure 4.



Figure 4 Output characteristics of basic NMOS CM with VSS

III. NMOS CASCODE CURRENT MIRROR WITH VSS AND IREF=10 MA

In our simulation we look at a 1/0.5 current mirror for 10 μ A where we load the mirror output with a voltage source. This voltage is dc sweeped and we look at the output current. We can get the perfect mirror output current, when we have VDS = VGS[3]. To achieve this we use a cascode to set VDSof the output transistor M3 to its VGS as shown in figure 5. Gate of transistor is biased properly which keeps the transistor in linear region. For this we need a cascode VGS voltage of twice the threshold voltage for the input current[4]. As we can see in the plot the current is more stable. This is because VDS of M3 is now fixed to a value where the early effect cancelled as a diode connected NMOS transistor has VGS = VDS so we see that the curve has a quadratic part and a linear part which is defined by the early voltage i.e. 1/vearly = lambda[5]. Power dissipation is reduced as compared to basic NMOS current mirror but gain is slightly reduced as shown in table 1.



Figure 5 Cascode NMOS CM for Iref=10µA

DC Analysis shows output is stable for more duration compared to basic NMOS current mirror. Figure 6 shows output characteristics.



Figure 6 Output characteristics of cascode NMOS CM

IV. SIMPLE PMOS CURRENT MIRROR



Figure 7 Basic PMOS current mirror

Figure 7 shows schematic diagram for basic PMOS current mirror.DC analysis without VSS and with VSSshows output characteristics as shown in figure 8 and 9.



. Figure 8 Output characteristics of basic PMOS CM



Figure 9 Output characteristics of basic PMOS CM with VSS

Table 1 shows comparison for various NMOS current mirrors analyzed.

Table 1 Comparison of various basic NMOS CM

NMOS Current Mirror	Iref(A)	Gain	Power dissipation (W)
without VSS with R	460μ	1	1.24m
with VSS,R	460µ	1	4.57m
With current source and 2 NMOS	460u	0.99	679 µ
Modified with current source and 3 NMOS(cascode)	460u	0.95	512 μ
With current source and 2 NMOS	10μ	1	3.9µ
Modified with current source and 3 NMOS to reduce power dissipation	10μ	0.89	1.186µ

Table 2 shows comparison between various PMOS current mirror analyzed in our work.

PMOSCurrent	Iref	Gain	Power
Mirror	(A)		dissipation
			(W)
without VSS with R	460μ	1	1.47m
with VSS,R	460μ	1	3.9m
With current source	460u	1	1.42m
and 2 PMOS			
With VSS,current	460u	1	169m
source and 2 PMOS			
Modified with current	460u	1	1.485m
source and 3 PMOS			
With current source	10µ	1	25μ
and 2 PMOS	-		-
Modified with current	10µ	1	28.5µ
source and3 PMOS to			
reducepower			
dissipation			

Table 2Comparison of various basic PMOS CM

V. CURRENT STEERING CIRCUIT

Current steering plays an important role in design of determining highest or lowest signal strength input signal [6]. This concept is used in winner take all circuit used as MAX or MIN circuit in pattern recognition applications.Drain current of M3 comes from drain of M4[7]. Hence I4=I3 can steer a current from NMOS current mirror to PMOS current mirror or vice versa as shown in figure 10. NMOS transistor should match mutually also PMOS transistor should match such that Vth4=Vth5[11,12].

$$\frac{I5}{I4} = \frac{\left(\frac{W}{L}\right)5}{\left(\frac{W}{L}\right)4} = 1$$

(3)

Thus source current I5 can be related to reference current Iref as

$$\frac{I5}{Iref} = \frac{\binom{W}{L}3}{\binom{W}{L}1} \cdot \frac{\binom{W}{L}5}{\binom{W}{L}4}$$
(4)

. The change is due to channel length modulation factor[8]. Table 3 shows DC characteristics for the same. Figure 11 showsoutput characteristics.



Figure 10Current steering circuit

TABLE 3DC CHARACTERISTICS OF CURRENT
STEERING CIRCUIT

IreI(A)	$R_{1n}(\Omega)$	$R0(\Omega)$	Gain	Power
				dissipation(W)
460μ	530	178K	0.98	2.4750m



Figure 11 Output characteristics of current steering circuit

VI. CURRENT MIRROR FOR SCALING PURPOSE

Depending on aspect ratio output current can be made integral multiple of reference current[9]. Figure 12 shows its use in scaling. Transistor M2 has twice width of transistor M1 hence Id(M2) is doubled while for M5 width is halved hence Id(M5)also halved. Figure 13shows output response. Voltage source power dissipation was 104.8854µwatts.



Figure 12 Schematicof Currentmirror for scaling purpose



Figure 13Output characteristics of Current mirror for scaling purpose

VII SOURCE DEGENERATION CURRENT MIRROR

Schematic diagram for source degeneration current mirror is as shown in figure 14.It is used to improve output impedance[10,13]. Table 4 compares output impedance without R and with R

(source degeneration circuit).It is found that rout is improved by a factor 500. Figure 15 shows output characteristics of source degenerative resistance circuit.



Figure 14Source degeneration circuit

Without source degeneration output impedance was $2M\Omega$ while with source degeneration circuit it is improved and is equal to $1203M\Omega$.



Figure 9 Output characteristics of source degeneration circuitt

CONCLUSION

Simulation on various designs of basic NMOS current mirror using HSPICE 180n technology at VDD of 1.8V shows input impedance is least in simple NMOS current mirror. Power dissipation of PMOS current mirror is more than NMOS current mirror. Power dissipation is least in modified cascode arrangement.For low power design it is useful. Apart from this various concepts useful in analog VLSI signal processing like use of current steering circuit, current scaler circuit, source degeneration circuit are analyzed.

ACKNOWLEDGMENT

I would like to thank my guide Dr. B.K Madhavimadam, whose constant support inspired me to work on this topic. I also thank my guide Dr. I V Murali Krishna for his valuable suggestions and guidance.

REFERENCES

- C A Mead ," Analog VLSI and neural systems", Addison Wesley, 1989
- [2] E. Sackinger, W. Guggenbuhl," A high-swing, high impedance MOS cascode circuit", IEEE J. Solid State Circuits, Vol 25 No(1),1990, pp 289-298
- [3] S S Rajput S S Jamur ",A high performance current mirror for low voltage designs",Asia pacific conference on circuits and systems,Dec 2000, pp 170-173
- [4] S S Rajput S SJamur ," Low voltage Low power high performance current mirror for portable analogue and mixed mode applications", IEEE proceedings circuits devices and systems Vol 148 No(5) Oct 2001, pp 273-278
- [5] K H Cheung, Chi Che chain, Chun fu Chung "Accurate current mirror with high output impedance", IEEE Electronics circuitsand a. systems Conference 0-7803-7057-0, , 2.5 September,2002, pp 565-568.
- [6] RazaviBehzad,"Design of Analog CMOS Integrated circuits", 2002
- [7] Rajput, S. S., Low voltage current mode circuit structures and their applications Thesis, Indian Institute of Technology, Delhi,2002.
- [8] S S Rajput Jamur,"A Current Mirror for Low Voltage, High Performance Analog Circuits Analog IC and signal processing", Vol36, No(3) Sept , 2003, pp 221–233
- [9] K.-H. Cheng, T.-S. Chen and C.-W. Kuo ,""High Accuracy Current Mirror with Low Settling Time", Proceedings of the 46th IEEE International Midwest Symposium on Circuits and Systems ,2003pp 1189-1192.

- [10] BjörnEversmann, Martin Jenkner, Franz Hofmann, Roland,"A 128 128 CMOS Biosensor Array for Extracellular Recording of Neural Activity" IEEE Journal of solid state circuits Vol. 38, No(12) on 12 December 2003 IEEE tranactions on circuits and systems II Express Vol(51) issue(3), March 2004, pp 124-129
- [11] BeniaminDragoi.,"IEEE improved first generation current conveyor based on self cascode current mirror",18th Telecommunications forum Telforserbia, Belgrade,Nov 23-25,2010.
- [12] Khalil Monfaredi, Hassan FArajiBAghtash,MAsidAbbasi," A novel low power vert low voltage high performance current mirror" International scholarly and scientific research and Innovation International Journal of Electrical Computers,Energetic,Electronic and Communication Engineering Vol 4 No(4),2010,pp1454-1458.
- [13] Hassan FarajiBaghtash,S A Azari ,"Very low impedance low power current mirror", Analog Integrated IC and signal processing .Vol66 issue (1),2011pp 9-18.

IJRITCC | June 2017, Available @ <u>http://www.ijritcc.org</u>