

A Novel Approach for Integrated Shortest Path Finding Algorithm (ISPSA) Using Mesh Topologies and Networks-on-Chip (NOC)

¹S. Karthick, ²P. Vijay Shankar, ³T. Jayakumar, ⁴G. Merlin Suba, ⁵Munleef Quadir, ⁶A. Thomas Paul Roy

¹Department of Electronics and Communication Engineering

Veltech Rangarajan Dr.Sagunthala R&D Institute of Science and Technology

Chennai-600062, Tamil Nadu, India

E-mail: 251287karthick@gmail.com

²Department of Electrical and Electronics Engineering

Geethanjali College of Engineering and Technology

Hyderabad, Telangana-501301

E-mail: pasupulati.vijayashankar@gmail.com

³Department of Electrical and Electronics Engineering

Nandha Engineering College

Erode, Tamilnadu -638052 India

E-mail: tjayakumaree@gmail.com

⁴Department of Electrical and Electronics Engineering

Panimalar Engineering College

Poonamallee, Chennai, Tamil Nadu 600123

E-mail: merlinsubag@gmail.com

⁵Department of Computer Science,
College of Computer Science and Information Technology ,
Jazan University,

Jazan, Kingdom of Saudi Arabia

E-mail: mquadir@jazanu.edu.sa

⁶Department of Computer Science and Engineering

PSNA College of Engineering & Technology

Kothandaraman Nagar, Tamil Nadu 624622

E-mail: pauli.dgl@gmail.com

Abstract—A novel data dispatching or communication technique based on circulating networks of any network IP is suggested for multi data transmission in multiprocessor systems using Networks-On-Chip (NoC). In wireless communication network management have some negatives have heavy data losses and traffic of data sending data while packet scheduling and low performance in the varied network due to workloads. To overcome the drawbacks, in this method proposed system is Integrated Shortest Path Search Algorithm (ISPSA) using mesh topologies. The message is sent to IP (Internet Protocol) in the network until the specified bus accepts it. Integrated Shortest Path Search Algorithm for communication between two nodes is possible at any one moment. On-chip wireless communications operating at specific frequencies are the most capable option for overcoming metal interconnects multi-hop delay and excessive power consumption in Network-on-Chip (NoC) devices. Each node can be indicated by a pair of coordinates (level, position), where the level is the tree's vertical level and the view point is its horizontal arrangement in the sequence of left to right. The output gateway node's n nodes are linked to two nodes in the following level, with all resource nodes located at the bottommost vertical level and the constraint of this topology is its narrow bisection area. The software Xilinx 14.5 tool by using that overall performance analysis of mesh topology, each method are reduced data losses with better accuracy although the productivity of the delay is decreased by 21 % was evaluated and calculated..

Keywords-Integrated Shortest Path Search Algorithm (ISPSA), Mesh Topology, Network-on-Chip (NoC), Internet Protocol

I. INTRODUCTION

Networks-on-Chip (NoCs) have become the communication backbones for multi-core Systems-on-Chip

(SoCs), enabling a high level of integration. Despite its benefits, planar metal interconnect-based multi-hop communications are a significant performance bottleneck in classic NoCs because they result in high latency and power

consumption during data transmission between two distant blocks and the working flow diagram is represented in Figure 1. This issue has been addressed in part by the introduction of ultra-low latency and low-power express links between well nodes.

These communication channels are still metal wires even if they are far more effective than their conventional equivalents in terms of power and latency. The International Technology Roadmap for Semiconductors (ITRS) states that new connection paradigms are required since increasing the properties of metal wires will no longer be enough to meet performance objectives. Numerous strategies have previously been investigated, including 3D, photonic NoCs, and NoC topologies with multi-band RF interconnects. All of these methods somewhat reduce latency and power dissipation, but

they often do not address the challenging issue of placing interconnects throughout the semiconductor.

Network-on-Chip, which is used to connect subsystem blocks on a chip, is now of utmost relevance in addressing such communication obstacles, especially in multi-core systems. Technology scaling causes a variety of network errors that impair system performance and cause intermittent failure, capacitive crosstalk, and power dissipation problems. When communication is established between the source and destination cores via routers, the connectivity connections in topologies related to any particular application are crucial. Many earlier techniques conclude that the availability of a component, such as a core or a router, affects how likely it is to fail. However, in these methods, core/router/link estimation in NoC and runtime failure detection have not been covered.




Figure 1. Architecture of Network-on-Chip

The fundamental motivation was to accommodate ever-increasing intra-chip data transport capacity. Cables are used more effectively since NoCs share the same physical resource across several terminals. Packetized interfaces are frequently built using basic flow control elements that are heavily pipelined. Pipelining such connections was considerably easier because all interfaces in packetized networks are point-to-point, allowing for higher frequency. Because the narrower fan-out allows for shorter, faster data channels. It also reduced

the breadth of the data-path buffers, allowing the approaches to scale up while conserving space. As NoC solutions became more common, commercial began to provide configurable IP solutions, which were widely accepted.

At order to reduce unnecessarily, the architecture must support configurable data bandwidth. The data width of the associated fabric logic components must be compatible with the interface. The switches must have configurable route information. The routes must be adjusted based on the device

in the product family and the application operating on the device. The user may wish to control the address map, which we supply by default to make user design easier. The NoC must allow for partial configurability. While some unrelated packets are in flight, humans can tear down a connection and construct new routes at the route level.

1.2 Objective

A distributed cluster-based technique for assessing short faults in NoC channels online. To decrease test time, the nodes in a cluster set are correctly scheduled. To have a clear comprehension of the various NoC principles to carry out the design of a NoC in a well-planned way. To become acquainted with a network simulator such as NS2 and the numerous tools it provides for network checkups. To evaluate alternative topologies in terms of network metrics in NS2 and implement another well NoC architecture and validate it's functioning in VHDL.

II. PREVIOUS RESEARCH WORK

Infrastructures for the Internet of Things (IoT) and Cyber-Physical Systems (CPS) are largely focused on the security and privacy of transmitted data. Data security in these resource-constrained systems is greatly aided by lightweight encryption. The design uses an 8-bit data channel, and processing 64-bit plaintext and 128-bit keys take 48 clock cycles. Energy is 57.95 nJ, the dynamic power consumption is 36.57 mW, and the energy per bit is 0.91 nJ/bit. The suggested design offers better performance than an existing architecture. Additionally, the architecture is implemented as an ASIC in SCL 180 nm technology for use as a property rights core for SoCs. The ASIC implementation has 1785 gates, occupies a 1.55 mm² area, and operates at a 448 MHz clock frequency [1].

In particular for high-security medical and military snapshots, Reversible Image Watermarking (RIW) using the Difference Expansion (DE) algorithm is essential for content authentication due to its classlessness. The Least Significant Bit (LSB) of the difference between two adjacent pixels can include the secret data bit in DE-RIW. On Field Programmable Gate Array (FPGA) and Programmable System-on-Chip (PSOC) based implementation of its modified method, only a small number of researchers have worked (P-SoC). The Least Significant Bit (LSB) of the difference between two adjacent pixels can include the secret data bit in DE-RIW [2].

Computational calculation of additions on encrypted data using homomorphic encryption, the biggest technological barrier to implementing PETs in real systems is linked to performance overheads as compared to the alternatives that currently violate privacy. Here, a hardware/software

(HW/SW) code sign for programmable Systems-on-Chips (SoCs) is intended to speed up Signature scheme encryption-based applications [3].

The phase accumulator block's FSW (Frequency Setting Word) input controls the frequency of the sine wave that will be generated. The sine look-up table's sequential addresses are then "calculated" by the phase accumulator to produce a digital sine-wave output. The FSW determines the step. The DDS uses the look-up table to translate the output phase into a sinusoidal waveform, and then a digital-to-analogue converter and an LPF are used to transform the sine-digital wave's representation to analogue form (Low Pass Filter). The phase accumulator and LUT that make up the digital portion of the DDS are collectively referred to as a Numeric Controlled Oscillator (NCO) [4].

A buffer-less Network-On-Chip (NoC) can achieve a high energy efficiency; nevertheless, this NoC is prone to increased deflection as traffic loads increase. This work proposes Deflection Containment to address the buffer-less NoC's well-known weaknesses of excessive deflection for performance increase and energy savings. When many subnetworks are bridged by an extra link between two related routers, Target permits a competing flit in one subnetwork to be forwarded to another subnetwork rather than being diverted. [5].

When the ratio between the numbers of BS and user antennas is high, ADMIN computes the linear Minimal Mean-Square Error (MMSE) solution in the first iteration, which is adequate. Humans create time-shared and iterative VLSI designs for soft-output administrators based on LDL decomposition that handles 16 and 32 users. Consumers propose designs for application-specific integrated circuits that handle up to 64 quadrature amplitude modulations for 16-64 antenna base stations in 28-nm CMOS [6] [7].

A cutting-edge research topic in molecular communication affects every sector of society, from the military to business and from medicine to information theory. However, it has been discovered that when molecular communication in a fluid is diffusion-based, it becomes more trustworthy. In this work, humans use Verilog HDL to implement simulation findings for the delay and gain of the concentration of the molecules in the DBMC system over the distance molecular communication mechanism that sends compounds to the human heart in particular [8] [9].

The key advancement in digital filters is Digital Intermediate Frequency (DIF). The shortwave basis on programming radio innovation's DIF handling module has DIF handling to enter the signal, at which point the entire digital signal is prepared in the advanced zone. A/D and D/A are important in the module used to prepare the DIF [10]. As a transitional step between Tx and Rx, DIF shifts the carrier wave. Since the DIF filter depends on the filter tap, a high tap

indicates a complicated system, whilst a low tap indicates a simple system [11].

An efficient way to enhance the number of PUF replies is to use a digital N-N multiplier-based multi-bit strong Physical Enclosable Function (PUF), which uses the inherent route delay of the multiplier to produce an approximately 1: 2 Naverage challenge-to-response extraction. The PUF Extractor activates the digital multiplier, and a time-to-digital converter is then used to analyze the inherent route delay of the multiplier. Every digital circuit has inherent delays, which might change as a result of manufacturing variation. The suggested PUF Extractor's simplified design is based on the route delay in traditional digital circuits [12-14].

A unique data detection technique for Massive Multiuser (MU) Multiple-Input Multiple-Output (MIMO) wireless systems and a related VLSI architecture. The name of our algorithm, ADMIN, stands for Alternating Direction Method of Multipliers (ADMM), which is used for infinity-norm-constrained equalization [15]. When the ratio of Base-Station (BS) to user antenna numbers is low, ADMIN, an iterative method, performs significantly better than linear detectors [16]. When the ratio between the numbers of BS and user antennas is high, ADMIN computes the linear Minimal Mean-Square Error (MMSE) solution in the first iteration, which is adequate. Users create time-shared and iterative VLSI designs for soft-output administrators based on LDL decomposition that handles 16 and 32 users [17].

When test for faults in a circuit, ten logic gates were created using the Quartus application, and the output waveform was simulated to identify the possibilities of the fault-free outputs using a variety of control signals [18]. A k-mean clustering algorithm for increasing energy savings and increasing the duration of sensor nodes concerned the packet of L-bit towards a few destinations of distance D. D from a sensor node forward toward the base station is reduced here by using division into structures [19].

2.1 Summary

The above literature work discusses about Mean-Square Error (MMSE) of accessible IP slots on each communication channel. If the Direction Method of Multipliers (ADMM) field on each flit is set to 4 bits, a maximum of 16 packets (24) can be in flight on the same connection at the same time. The number of available ID slots can be raised by raising the number of ID field values in the routing protocol, which increases the size of the forwarding table and ID slot database in the users control module.

2.2 Problem statement

Low performance and High delay, while data sending and high area of the critical component of networking architecture,

the router should be non-constructed properly. NoC Designers are more concerned about unstable power usage, however this is primarily due to data focusing on only one aspect of NoC to enhance. Total count area enable many-core integration at the expense of high power consumption imposed by NoC architecture components, especially caches and routers.

III. MATERIALS AND METHOD

The clock and reset are primarily important in uniformly parallel computing systems, where sending information from one IP (Internet Protocol) user to the opposite IP user or from all nodes to all nodes (gossiping) is frequent; for instance, to configure a network and define its structure, which may change dynamically. These Network interface broadcast packets are simply sent down the chain from one node to all of its neighbor's, and so on until they are received by every node in the network. It is sufficient to ensure that a packet that is received by the same node several times during its switch network of being mistaken for a fresh packet each time.

3.1 Network-on-chip (NoC)

The term Network-on-Chip (NoC) refers to an integrated circuit technique for constructing a communication subsystem connecting cores of a System-on-Chip (SoC). An on-chip network is made up of connections and nodes, with each node consisting of a processing element and a router. A network design graph provides the network topology. Mesh, ring, and torus topologies are the most prevalent. Among these, mesh topology is the most popular due to its basic structure and ease of implementation. In general, NoC connections can simplify the design of wires for predictable speed, power, noise, and reliability. An on-chip network in which the network's core is linked to a switch. Figure 2 shows the cores interact with one another by sending data packets to all other nodes, resulting in many pathways.




Figure 2 A basic architecture of Network on chip

3.2 Flow control and tracking solutions

Digital ICs called encoders are essential for encoding. Encoding is the process of turning each input into a digital

binary code. An Enable pin, which is typically high to signal operation on an encoder IC, is present. It has two input lines, each of which is represented by a code of ones and zeros, and n output lines, which are reflective of the input lines. Digital ICs called decoders are required for decoding. In other words, the decoders translate the binary input at their input into a form, which is mirrored at their output, to decrypt or extract the real data from the received code, it has 2n output lines and n input lines and proposed architecture are shown in figure 3.




Figure 3. Proposed Architecture of Shortest path finding

In this method, the system assigns a fixed IP (Internet Protocol) to each source node. These fixed integers are utilized as a reference point in the proposed approach to identifying the shortest path and remain fixed. Identified the two fundamental communication patterns, up-down communication and diagonal communication, between any two nodes of the shortest way of communicating. All other

patterns in the network are reflections of the above-mentioned communication patterns along the x- or y-axis. Only fundamental patterns are utilized as references in the proposed method for all other patterns in the network.

3.3 Mesh Topology

A mesh topology is a network arrangement in which every computer and network device is connected to every other computer and network device. Even if one of the links breaks, most messages may be spread using this design. In a full mesh design, every computer on the network is linked to every other computer on the network. This network's number of connections may be calculated as $n(n-1)/2$ (n is the number of machines in the network). A packet can participate in switch allocation after being assigned an output port. By allocating time slots to waiting for flits at the router's input ports, the switch allocator generates a crossbar schedule. It must handle conflicts between flits destined for the same output port. A flit can ultimately transit the router's primary horizontal switch in the next cycle after receiving a grant from the switch allocator to reach its intended output and continue its journey through the network.




Figure 4 The working architecture of Mesh Topology

3.4 Integrated Shortest Path Search Algorithm




Figure 5 Working flow diagram of Integrated Shortest Path Search Algorithm

A routed relation R and a selection function can be used to represent the routing mechanism. R is defined as a mapping where N represents the set of network nodes, C represents the set of all available channels, and $P(C)$ represents the power set of C . R returns a subset of C , whereas the selection function selects a channel from the set returned by R , so avoiding both deadlock and channel dependency. Figure 5 depicts the connection between the forwarding relation and the selection function.

Deterministic algorithms are a type of oblivious Integrating algorithm in which the package path is determined by the source and destination nodes. The path is predetermined after the source and destination nodes are known. Dimensional-ordered networking is a common oblivious networking approach. The current network status determines the proposed package paths in adaptive congestion control. Data classify integrative network architecture into two categories based on the size at which network information is retrieved: global adaptive networking and local adaptive forwarding.

IV. RESULT AND DISCUSSION

Through simulation using Xilinx ISE software's ISE Simulator, the design's functioning has been validated. The complete Mesh module as well as a specific Network gateway unit have both been simulated. The following portions explain the example inputs used in each situation to verify their functionality. A significant number of simulations with a wide variety of network loads, i.e. packet injection rate, and routing methods for topology and simulation parameters are shown in Table 1.

Table 1. Simulation Parameter

Parameter	Value
Tool	Xilinx 14.5
Language	VHDL designs in Verilog based on C++ Language
Processor	Intel Core I5

Table 1 represents the effectiveness of different metrics, including area, power, and performance overheads brought on by using the suggested NoCs approach. In this method, the suggested systems show scalable side channel robustness.



$$NoC_{area} = Router_{area} + Link_{area} \dots\dots\dots(1)$$

$$Router_{area} = IB_{area} + RCL_{area} + Crossbar_{area} \dots\dots\dots(2)$$

The standard NoC utilized as the method baseline has no security features. This study contrasts NoCs with cutting-edge countermeasures for stopping information leakage. A comparable technique is the NoC-MPU system which guards against illegal read and memory accesses.

Table 2 Comparison Performance of several NOC subtypes (Topologies)

Topology	IP counts & switches used	No. of cross points in switches used	IO	Area	Power
Mesh (Proposed) 	4 & 4	$O(N^2)$	4	27830.19	3.752mW,

<div>Ring</div> 	4 & 4	$O(N(\log_2 N))$	4	32212.27	4.22mW
<div>Star</div> 	4 & 4	$O(N(\log_2 N))$	2 for outer 4 for common	62374.69,	102.84mW




Figure 6. RTL schematic of the NoC (Common to mesh NoC)

The created chip's inputs and outputs are described from the RTL perspective. The data transfer process from node N3 to node N4 is depicted in the functional model sim simulation in Figure 6. The input from the subsequent phases is required for the functioning simulation. Reset = "1" and execute; all node data will have zero output in step input 1. Step 2: Apply rising edge clock pulse, source and destination address values, as well as data from the intermediate nodes with the input data packet, and then execute. Step 3: Apply another node's source address, destination address, and data to the input source, then run.




Figure 7. The output waveform of Mesh Topology

The 256 nodes of the structure are grouped in rings, based on Figure 7 shows which can be used to understand the ring NoC's functioning. The 256 nodes are enumerated consecutively from N0 to N255 using an 8-bit node address ranging from "00000000" to "11111111." Let's say that node N0's source address is "00000000," and node N1's address is "00000001." The 8 bits of each node's address may be assigned in the same manner, and node N256's source address is "11111111." Additionally, nodes in a multiprocessor system have a priority mechanism for communication. Arbiter, which provides the priority for interconnection of the destination

node in the mesh, torus, and other networks, takes into account the data packet arrival to the source and delivery to the destination node.

Table 2. Device Utilization summary of Integrated Shortest Path Search Algorithm using Mesh Topology

Summary	Proposed Method (Mesh Topology)	Existing Method (Star Topology)
Signals	8	21
Inputs	1	9
Clock	0	1
Vcc in 2.50 V :	48	65

Vcc out 3.30 V:	2	7
Latency (m)	13.55%	25.55%
Area overhead (%)	11%	22%

Table 2 illustrates the load-balancing analysis of the proposed and completed NoC work using the industry-standard Simulink Constant current selected sample. Both the overall dynamic power and the internal cell power should be expressed in MW. Net switching power is expressed in m.




Figure 8. Performance Analysis of Mesh Topology

Figure 8 shows the delay analysis of figure shows the different mesh topologies, where the proposed work has completely decreased the delay value as compared to the present topology.




Figure 9. Comparison analysis of data Losses

The data loss differences in the adaptive reconfigurable, dynamic reconfigurable, and PAIR NoC designs are shown in Figure 9. It became clear that the ring curve of NoC has optimized settings from the device usage and timing factors. In contrast to the mesh structure, the data loss structure has a minimum port of 41 %, a minimum input number of nets of 15214, and a maximum ring requirement of 56%.

V. CONCLUSION

Networking architecture shortest path finding shortest communication mechanism that is based on the NOC architecture using Mesh Topology. In this method, a data set's whole node count may run the test process continuously and find data losses. The output result is an average low-power NoC design for the system with dynamic configurability. When this NoC is integrated with Mesh Topology, the low-data losses may be used for different types of applications like emergencies, including those involving health, army, and communication device or application. The output results are signals, inputs and clocks with comparison of two different existing and proposed mesh topologies' design values Area 27830.19, Power 3.752mW are improved, The significance of routing protocol in mesh NoC is then addressed, and illustrative networking methods are evaluated and described in their data.

5.1 Future work

Heterogeneous 3D systems, as well as diverse router designs, enabling improved adaptive clustering protocols and performing further modifications aimed at heterogeneous NoC architectures. It would be suitable to generate much more diverse 3D NoCs in this manner. Apart from employing more forms of simulated traffic, a shift towards using genuine apps for supplying stimuli to the NoCs would be beneficial. As a logical consequence, it will be possible deliver application domain based 3D NoC architecture.

REFERENCES

- [1]. J. G. Pandey, T. Goel, M. Nayak, C. Mitharwal, A. Karmakar and R. Singh, "A high-performance VLSI architecture of the present cypher and its implementations for SoCs", 31st IEEE International System-on-Chip Conference (SOCC), pp. 96-101, 2018.
- [2]. Shivdeep, A. Biswas, S. Ghosh, T. Nag, S. P. Maity and H. Rahaman, "HLS based implementation of modified DERIW algorithm on FPGA and P-SoC", IEEE 1st International Conference for Convergence in Engineering (ICCE), pp. 439-443, 2020.
- [3]. M. Bahadori and K. Järvinen, "A programmable SOC-based accelerator for privacy-enhancing technologies and functional encryption", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 10, pp. 2182-2195, 2020.

- [4]. A. Sánchez, Y. Barrios, L. Santos and R. Sarmiento, "Evaluation of TMR effectiveness for soft error mitigation in SHyLoC compression IP core implemented on Zynq SoC under heavy ion radiation", IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 1-4, 2019.
- [5]. R. Mamarde and S. Khoje, "Implementing PSK and FSK Scheme in Zynq-7000 FPGA for SDR Applications", Second international conference on intelligent computing and control systems (ICICCS), pp. 721-727, 2018.
- [6]. X. Xiang, P. Sigdel and N. -F. Tzeng, "Buffer-less network-on-chips with bridged multiple subnetworks for deflection reduction and energy Savings", in IEEE Transactions on Computers, vol. 69, no. 4, pp. 577-590, 2020.
- [7]. G. D. Vani, M. Chinnaiiah and S. R. Karumuri, "Hardware scheme for autonomous docking algorithm using FPGA based mobile robot", 8th International Symposium on Embedded Computing and System Design (ISED), pp. 110-115, 2018.
- [8]. S. Shahabuddin, I. Hautala, M. Juntti and C. Studer, "ADMM-based infinity-norm detection for massive MIMO: algorithm and VLSI Architecture", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 4, pp. 747-759, 2021.
- [9]. A. Singh, S. Pratap Singh, M. Lakshmanan and V. K. Pandey, "Gain and delay simulation for molecular communication using Verilog", 2nd International Conference on Advances in Computing, Communication Control and Networking (ICACCCN), pp. 430-433, 2020.
- [10]. S. F. Sultana and B. Patil, "Area efficient VLSI architecture for reversible radix_2 FFT algorithm", International Conference on Emerging Smart Computing and Informatics (ESCI), 2021, pp. 136-141, 2021.
- [11]. S. Haider and V. Tiwari, "VLSI architecture for high tap if a filter with low complexity using multi-rate approach", International Conference on Artificial Intelligence and Smart Systems (ICAIS), pp. 1479-1482, 2021.
- [12]. D. Deepa and C. N. Marimuthu, "VLSI Design of a squaring architecture based on yavadunam sutra of Vedic mathematics", International Conference on Electronics and Sustainable Communication Systems (ICESC), pp. 1162-1167, 2020.
- [13]. A. Xu, J. Zhang, M. -K. Law, X. Zhao, P. -I. Mak and R. P. Martins, "An $N \times N$ Multiplier-Based Multi-Bit strong PUF using path delay extraction", IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1-5, 2020.
- [14]. A. Purohit, M. R. Ahmed and R. V. S. Reddy, "Design of area optimized arithmetic and logical unit for microcontroller", IEEE VLSI device circuit and system (VLSI DCS), pp. 335-339, 2020.
- [15]. S. Shahabuddin, I. Hautala, M. Juntti and C. Studer, "ADMM-Based infinity-norm detection for massive MIMO: algorithm and VLSI Architecture", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 4, pp. 747-759, 2021.
- [16]. Y. Parmar and K. Sridharan, "A high-performance VLSI architecture for a self-feedback convolutional neural network", IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 1, pp. 456-460, and 2021.
- [17]. R. Gomathi, S. Gopalakrishnan, S. Ravi Chand, S. Selvakumaran, J. JeffinGracewell, Kalivaraprasad. B, "Design and speed analysis of low power single and double edge triggered flip flop with pulse signal feed-through Scheme", IJEER, no. 10(4), pp. 1107-1114, 2022, DOI: 10.37391/IJEER.100456.
- [18]. Taha Rashid, Mohammed Rasheed, Muhammad Abdelhadi Sarhan, Ahmed Shawki Jaber, Mustafa Nuhad Aldaraji, Tarek Saidani, Ahmed Rashid, "Folded cascode operational amplifier design utilizing 0.25 μm CMOS technology", Al-Salam Journal for Engineering and Technology, vol. 2, no. 1, 2023.
- [19]. Rana Talib, Shatha Talib Rashid, Noora Saleem Jumaah, Rusul Sabah, "A design neural database to identify the problem of the conditions in dental clinics", Al-Salam Journal for Engineering and Technology, vol. 1, no. 2, 2022.