

Efficient Circuit Configuration to Reduce Comparator Requirement of 8-Bit Flash Analog to Digital Converter

Gururaj Balikatti, Archana N, Poojashree H, Sangeetha K K, Sindhu M R.

Department of Electronics,
Maharani's Science College for Women,
Bangalore-560001, Karnataka, India.
balikatti@gmail.com

Abstract— Need constantly exists for converters with higher resolution, faster conversion speed and lower power dissipation. High-speed analog to digital converters (ADC's) have been based on flash architecture, because all comparators sample the analog input voltage simultaneously, this ADC is thus inherently fast. Unfortunately, flash ADC requires $2^N - 1$ comparators to convert N bit digital code from an analog sample. This makes flash ADC's unsuitable for high-resolution applications. This paper demonstrates a simple technique to reduce comparator requirement of 8-bit flash ADC that requires as few as 65 comparators for 8-bit conversion. In this approach, the analog input range is partitioned into 64 quantization cells, separated by 63 boundary points. A 6-bit binary code 000000 to 111111 is assigned to each cell. A 8-bit flash converter requires 256 comparators, while proposed technique reduces number of comparator requirements to 65 for 8-bit conversion.

Keywords:- Flash ADC, μP , DAC, Sample and Hold. Successive Approximation

I. INTRODUCTION

Analog-to-digital converters (ADCs) are critical building blocks in a wide range of hardware from radar and electronic warfare systems to multimedia based personal computers and work stations [1]. The need constantly exists for converters with higher resolution, faster conversion speeds and lower power dissipation. An N-bit flash architecture uses 2^{N-1} comparators, where N is the stated resolution. Flash converters often include one or two additional comparators to measure overflow conditions [2]. All comparators sample the analog input voltage simultaneously. This ADC is thus inherently fast. The Parallelism of the flash architecture has drawbacks for higher resolution applications. The number of comparators grows exponentially with N, in addition, the separation of adjacent reference voltages grows smaller exponentially, and consequently this architecture requires very large IC's. It has high power dissipation. Two step Flash converters are popular for conversion resolutions in the 8-12 bit range where optimized designs can achieve low power dissipation and small silicon area for implementation [3, 4]. However, beyond such resolution, the area and power dissipation of two-step Flash ADC's nearly double for each additional bit of resolution [5]. Typically high-resolution ADC's have been based either on self-calibrated successive approximation [6,7] or over sampling architectures [8, 9]. But both of these architectures are unsuitable for high speed applications. There are many different architectures like pipelined converter [10, 11], successive approximation converter [12, 13], Sigma-Delta converter [14], folding ADC's [15], reported recently for high speed applications. But these architectures have significant amount of complexity. In this paper an 8-bit Architecture of analog-to-digital (ADC) converter is proposed to improve the sampling rate of an ADC. The prototype ADC based on this

technique uses only 65 comparators and needs only two comparisons, instead of eight comparisons normally required in the conventional successive approximation techniques for 8-bit resolution. This can increase the speed of conversion.

II. ADC ARCHITECTURE

The block diagram of the proposed 8-bit ADC is illustrated in Figure-1. It is based on a successive approximation technique. The ADC consists of an input sample and hold amplifier (SHA), 6-bit flash ADC, 8-bit DAC, 8-bit μP 8085 and some extra supporting circuit blocks. 6-bit flash ADC partitions input range into 64-quantization cells. From the 6-bit code, μP 8085 decides within which cell the input sample lies. This gives 6 MSB bits 000000 to 111111 according to the cell value. Remaining 2 bits are obtained by successive approximation technique. A binary count is loaded into the Register A depending on the 6-bit code. The detailed binary count to be loaded for different code is summarized in table-I. The Analog to digital converter is designed and developed using μP 8085. The 6-bit code generated by 6-bit flash ADC is fed to Port A of 8255. Depending on the code value, a binary count is loaded in Register A as given in table-I. The successive approximation technique is used to get a final 8-bit digital code for the analog input signal.

III. CIRCUIT IMPLEMENTATION

The block diagram of the 8-bit ADC is as shown in Figure 1. The 8255 port A is used as input port which gets the 6-bit code from Flash ADC. Corresponding 8-bit binary code is loaded into the accumulator as in the table-1. Port B is used as output port, connected to 8-bit DAC to obtain analog signal equivalent to digital count in Register A, which is compared with an analog input voltage V_{IN} . Equivalent 8-bit digital code for analog input signal is obtained by

successive approximation technique. The conversion algorithm is similar

TABLE I 8-bit count corresponding to 6-bit Flash ADC code

Sl. No.	Output of 6-bit Flash ADC	Count to be loaded in Accumulator
0	000000	00000010
1	000001	00000110
2	000010	00001010
3	000011	00001110
4	000100	00010010
5	000101	00010110
6	000110	00011010
7	000111	00011110
8	001000	00100010
9	001001	00100110
10	001010	00101010
11	001011	00101110
12	001100	00110010
13	001101	00110110
14	001110	00111010
15	001111	00111110
16	010000	01000010
17	010001	01000110
18	010010	01001010
19	010011	01001110
20	010100	01010010
21	010101	01010110
22	010110	01011010
23	010111	01011110
24	011000	01100010
25	011001	01100110
26	011010	01101010
27	011011	01101110
28	011100	01110010
29	011101	01110110
30	011110	01111010
31	011111	01111110
32	100000	10000010
33	100001	10000110
34	100010	10001010
35	100011	10001110
36	100100	10010010
37	100101	10010110
38	100110	10011010
39	100111	10011110
40	101000	10100010
41	101001	10100110
42	101010	10101010
43	101011	10101110
44	101100	10110010
45	101101	10110110
46	101110	10111010
47	101111	10111110
48	110000	11000010
49	110001	11000110
50	110010	11001010
51	110011	11001110
52	110100	11010010
53	110101	11010110
54	110110	11011010
55	110111	11011110

56	111000	11100010
57	111001	11100110
58	111010	11101010
59	111011	11101110
60	111100	11110010
61	111101	11110110
62	111110	11111010
63	111111	11111110

to the binary search algorithm. First, the reference voltage of a particular cell, $V_{ref(DAC)}$ provided by DAC is set to $V_N / 2$ to obtain the MSB, where V_N is the maximum cell voltage of a particular cell and N is cell number. After getting the MSB, successive approximation convertor moves to the next bit with $V_N/4$ or $3/4 * V_N$ depending on the result of the MSB. If the MSB is "1", then $V_{ref(DAC)} = 3/4 * V_N$, otherwise $V_{ref(DAC)} = V_N/4$. This sequence will continue until the LSB is obtained. After completion of two comparisons, count in the Register A is digital equivalent of Analog input voltage V_{IN} . To get an 8-bit digital output, 2 comparisons are needed, while it is 8 comparisons in the normal successive approximation ADC. Finally 8-bit digital code is available at port C. Software for implementing successive approximation converter in $\mu P8085$ is written in assembler code.




Figure 1. Block Diagram of 8-bit ADC

IV. MEASURED RESULT

An experimental prototype of 8-bit ADC using proposed technique was designed and developed using $\mu P8085$. The working functionality of the ADC has been checked by generating a ramp input going from 0 to 3.5V (full scale range of the ADC). Digital codes have been obtained correctly, going from 0 to 255 for 8-bit at the output, indicating that the ADC working is functionally correct. Both the differential and integral nonlinearities (DNL and INL) were measured over 2^8 output codes by applying slowly varying full scale range ramp as input to the

proposed ADC, which completes the full scale range in 255 steps. The values of the each code are compared with ideal value and store the difference value. The results show that the ADC exhibits a Maximum DNL of 0.49LSB and a maximum INL of 0.48LSB as shown in the Figures 2(a) and 2(b)




Figure 2(a). DNL Versus output Code




Figure 2(b). INL Versus output Code

V. CONCLUSION

We have presented a simple and effective technique to reduce comparator requirement of 8-bit flash ADC that require as few as 65 comparators for 8-bit conversion. This technique would be effective in a large number of high speed controls and signal processing applications such as hard-disk-drive read Channel and wireless receivers. Although these applications are most often implemented with Flash convertors, but these ADC's demands larger power. Also, the ADC die area and power dissipation increase exponentially with resolution, limiting the resolution of such ADC's less than 10-bits. This paper shows that partitioning analog input range increases the conversion rate of successive approximation ADC's. The main conclusion is that although Flash convertors provide high conversion rates, required power dissipation of these ADC's are large. Also, resolution beyond 10-bits these ADC's become prohibitively expensive and bulky. Proposed technique provides high enough conversion speed for high speed applications, with less power dissipation even beyond 10-bit resolution.

Implementation of successive approximation algorithm in Microprocessor has reduced the hardware

requirement and cost. Proposed technique uses only 65 comparators to enhance speed of 8-bit successive approximation ADC by 75%.

REFERENCES

- [1] P.E.Pace, J.L. Schaler, and D.Styer, "Optimum Analog preprocessing for folding ADC's", *IEEE Trans. Circuits System-II*, Vol.42,pp.825-829, Dec. 95.
- [2] Robert H.Walden, "Analog-to-Digital Converter Survey and Analysis", *IEEEJ.Comm. Vol.17, No.4*, pp539-549, April 1999.
- [3] B.Razavi and B.A.Wooley, "A 12-b 5-M samples Two-step CMOS A/D converter", *IEEE J. Solid-State circuits*, Vol. 27, Dec.1992, pp.1667-1678.
- [4] B.S.Song, S.H.Lee, and M.F.Tompsett, "A10-b 15-MHz CMOS recycling two steps A/D converter", *IEEE J. Solid-state circuits*, Vol. 25, Dec.1990, pp. 1328-1338.
- [5] Joao Goes, Joao C. Vital, and Jose E.France "Systematic Design for optimization of High Speed Self-Calibrated Pipelined A/D converters", *IEEE Trans. Circuits system II*, Dec 1998, Vol. 45, pp.1513-1526.
- [6] H.S.Lee, D.Hodges, and P.R.Gray, "A self-calibrating 15 bit CMOS A/D converter", *IEEE J. Solid state circuits* Vol. SC-19, Dec.1984, pp.813-819.
- [7] M.de Wif, k-s. Tan, R.K.Hester, "A low-power 12-b analog-to-digital converter with on-chip precision trimming", *IEEE J. Solid-state circuits. Vol. 28*, Apr.1993, pp.455-461.
- [8] K.S.Tan, S.Kiriaki, M.De Wit, J.W.Fattaruso, C.Y.Tayet al "Error correction techniques for high-performance differential A/D converters", *IEEE J. Solid-state circuits*, Vol. 25, Dec.1990, pp.1318-1326.
- [9] J.W.Fattaruso, S.Kiriaki, M.Dewit, and G.Waxwar. "Self-Calibration techniques for a second-order multi bit sigma-delta modulator", *IEEE J. Solid-state circuits*, Vol. 28, Dec.1993, pp.1216-1223.
- [10] M.M. Furuta, M. Nozawa, and T. Itakura, "A 10-bit, 40-MS/s, 1.21mW Pipelined SAR Using Single Ended 1.5-bit/ cycle Conversion Technique", *IEEE J. Solid State Circuits*, Vol. 46, No.6, June 2011, pp.1360-1370.
- [11] H. Lee, -Y, "Zero-Crossing-based 8-bit 100 MS/s Pipelined analog-to-digital Converter with offset Compensation", *IET Circuits, Devices & Systems*, Vol. 5, No. 5, Sept. 2011, pp. 411- 417.
- [12] G. Harish, S. Prabhu, and P. Cyril Prasanna Raj, "Power Effective Cascaded Flash-SAR Sub ranging ADC", *IJTES*, Vol. 2, No. 3, Jan-Mar 2011, pp. 306-308.
- [13] Sang-Hyun Cho, Chang-Kyo Lee, Jong-Kee Kwon, and Seung-Tak Ryu, "A 550µW, 10-bit 40 MS/s SAR ADC with Multistep Addition- only Digital Error Correction", *IEEE J. Solid-State Electronics*, Vol. 46, No. 8, Aug. 2011, pp. 1881- 1892.
- [14] Yan Wang, P. K. Hanumolu, and G. C. Temes, "Design Techniques for Wideband Discrete-time Delta-Sigma ADC's with Extra Loop Delay", *IEEE Trans. Circuits system I*, July 2011, Vol. 58, No. 7, pp.1513-1526.
- [15] Oktay Aytar and Ali Tangel, "Employing threshold inverter quantization (TIQ) technique in designing 9-bit folding and interpolation CMOS analog-to-digital converters(ADC)", *SRE*, Vol. 6(2), Jan. 2011, pp. 351-362.